[ Welcome to AMDL's Strategic Electronic Division, situated in Bangalore - the Silicon City of India ]
Electronic Design Automation (EDA)
Technology
About EDA
Schematic Entry
Analog / Mixed Signal Ckt Simulation
Hardware Description Language
PCB Designing
SPECCTRA for Layout
Signal Integrity
Custom IC Design Tools
Digital IC Design Tools
Laser Cavity Design and Analysis tools
General Algebraic Modeling System
Power System Analysis
Link
Cadence
OrCAD
   

Assura Parasitic Extraction

As the industry’s premier 3D device-level extractor, Assura™ Parasitic Extraction (RCX) provides high-speed, full-chip parasitic extraction with silicon accuracy on design layouts. An integral part of the silicon analysis function inside the Cadence® Virtuoso® custom design platform, Assura RCX supplies the critical parasitic information for optimizing chip performance and yield.

Assura RCX is a comprehensive full-chip, 3D device-level parasitic extraction solution with the accuracy and flexibility needed for the most advanced layout designs. Built on a foundation of patented algorithms and proprietary extraction technologies, Assura RCX brings the physics of interconnect parasitics into the Virtuoso custom design platform for designing, characterizing, and optimizing chip layouts within a single design environment. Assura RCX provides silicon-accurate resistance (R) and capacitance (C) extraction for all process technologies. It models physical effects found in advanced process technologies to ensure that extracted parasitics match those on silicon. Assura RCX also provides hierarchical extraction capabilities with exceptional capacity and performance, making it possible for designers to perform full-chip simulation and analysis with parasitics on designs with multiple levels of hierarchy.

For more information, visit our principal's website http://www.cadence.com

Home | Sitemap | Privacy policy
©2004 AMDLSED