[ Welcome to AMDL's Strategic Electronic Division, situated in Bangalore - the Silicon City of India ]
Electronic Design Automation (EDA)
Technology
About EDA
Schematic Entry
Analog / Mixed Signal Ckt Simulation
Hardware Description Language
PCB Designing
SPECCTRA for Layout
Signal Integrity
Custom IC Design Tools
Digital IC Design Tools
Laser Cavity Design and Analysis tools
General Algebraic Modeling System
Power System Analysis
Link
Cadence
OrCAD
   

Virtuoso Digital Implementation Option

The Cadence® Virtuoso® Digital Implementation Option is a complete synthesis and place-and-route system. It enables small digital block implementation of analog-driven mixed-signal design in the context of an advanced methodology.

The Virtuoso Digital Implementation Option is available to Virtuoso users for digital block implementation in context of mixed-signal design. The Virtuoso Digital Implementation Option consists of a capacity-limited versions of Cadence Encounter RTL Compiler synthesis and Cadence SoC Encounter™ L netlist-to-GDSII system. Encounter RTL Compiler comprises a high-performance synthesis system delivering smaller, faster low power chips in less time. The SoC Encounter L system uses extremely fast, integrated engines for digital block implementation. Both products are based on the industry-leading Cadence Encounter digital IC design platform, which is proven to produce high quality of silicon (QoS).

For more information, visit our principal's website http://www.cadence.com

Home | Sitemap | Privacy policy
©2004 AMDLSED